index
:
CoreFreq
develop
master
Mirror of https://github.com/cyring/CoreFreq
matthias
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
corefreq-cli-rsc.c
Age
Commit message (
Expand
)
Author
2023-07-16
Refactoring for other hardware architectures
CyrIng
2023-07-09
Extended Control Register XCR0: MPX, AMX
CyrIng
2023-07-01
[Intel][10 to 14th Gen] Allow toggling the L1 Scrubbing
CyrIng
2023-06-11
[AMD64] Display CPUID state of new and legacy features:
1.96.4
CyrIng
2023-06-10
[Intel] Advanced Matrix Extensions CPUID
CyrIng
2023-06-10
[Intel] Bits and Features of Sierra Forest and Grand Ridge
CyrIng
2023-01-26
[UI] Show the DDR5 `RCDw` timing of Intel IMC
CyrIng
2023-01-15
[AMD64] System-Configuration Register (SYSCFG)
CyrIng
2023-01-12
[AMD][Zen][UMC] BIOS Transparent SME (TSME)
CyrIng
2023-01-11
[AMD][Zen][UMC] BIOS state of the DRAM Data Scrambling
CyrIng
2023-01-10
Version 1.95
CyrIng
2023-01-06
[UI] Adding comments to the EEO and R2H technologies
CyrIng
2023-01-05
[UI] Adding architectural comments in the Technologies window
CyrIng
2023-01-04
[CLI][UI] Performance Capabilities in its own output window
CyrIng
2023-01-03
(C)2015-2023 CYRIL COURTIAT
1.94.1
CyrIng
2023-01-01
[AMD][DDR5] Timing tRFCsb
CyrIng
2022-12-31
[Intel] Added CR4.UINTR [`U-I`] : User Interrupts Enable
CyrIng
2022-12-31
[Intel][ISA] ENQCMD, GFNI, OSPKE, WAITPKG capabilities.
CyrIng
2022-12-24
[Intel] Support of the PTWRITE instruction.
CyrIng
2022-12-20
[Kernel][ACPI] _CST Processor C-States
CyrIng
2022-12-20
[Kernel][ACPI] _PCT , _PSS , _PPC
CyrIng
2022-12-14
[Tools] Adding function to estimate PI using Monte Carlo
CyrIng
2022-12-07
(C)2015-2022 CYRIL COURTIAT
CyrIng
2022-12-03
[UI] Auto refresh the Topology items when off/online
CyrIng
2022-11-29
[CLI] Refactoring HWP/CPPC to print all capabilities per CPU
CyrIng
2022-11-26
[Intel] Linear Address Masking (LAM)
CyrIng
2022-11-26
[AMD] Reports UAIE and AIBRSE bits from EFER system register
CyrIng
2022-11-26
[CLI] Changed mitigation mechanisms incapability labels
CyrIng
2022-11-26
[AMD][Zen2] Mitigation Mechanism BTC-NOBR
CyrIng
2022-11-24
Code review for extra compiler warnings
CyrIng
2022-11-24
[UI] Time of the day displayed in the right side of menu
CyrIng
2022-11-23
[UI] Display the current date and time in menu bar
CyrIng
2022-11-22
[CPPC] Provides the ACPI _CPC object state.
CyrIng
2022-11-10
Introducing Extended Control Register XCR0
CyrIng
2022-11-10
[ISA] Adding VAES, VPCLMULQDQ, PREFETCH/W, LZCNT
CyrIng
2022-11-09
[Intel] Software Guard Extensions SGX1 and SGX2 support
CyrIng
2022-11-09
[Intel] Key Locker capabilities
CyrIng
2022-11-08
[AMD64] Support of VM Permission Levels VMPL and VMPL-SSS
CyrIng
2022-11-08
[AMD64] Support of Supervisor Shadow Stack (SSS)
CyrIng
2022-10-30
[UI] Allow setting the thermal offset.
CyrIng
2022-10-25
[AMD] Capability of AVIC and x2AVIC
CyrIng
2022-10-21
[Features] WBNOINVD and CLZERO instructions
1.92.2
CyrIng
2022-10-20
Mitigation mechanism: No Branch Type Confusion [BTC_NO]
CyrIng
2022-10-20
Mitigation mechanisms: new features added
CyrIng
2022-10-19
Adding various Mitigation Mechanism aggregations.
CyrIng
2022-10-18
RDPID and UMIP capability fixed.
CyrIng
2022-10-16
[AMD] Security Feature capabilities:
CyrIng
2022-10-16
Introducing Security Feature capabilities:
CyrIng
2022-09-15
[AMD][F17h-F19h] Can toggle ON and OFF the Instruction Cache Unit
CyrIng
2022-08-20
[CPPC][Firmware] allows (de)activation of the feature.
CyrIng
[next]