blob: 3783248f2780f3ac61dc2c29acc57941bc9cff87 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
|
/*
* max98925.h -- MAX98925 ALSA SoC Audio driver
*
* Copyright 2013-2015 Maxim Integrated Products
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef _MAX98925_H
#define _MAX98925_H
#define MAX98925_VERSION 0x51
#define MAX98925_VERSION1 0x80
#define MAX98925_VBAT_DATA 0x00
#define MAX98925_VBST_DATA 0x01
#define MAX98925_LIVE_STATUS0 0x02
#define MAX98925_LIVE_STATUS1 0x03
#define MAX98925_LIVE_STATUS2 0x04
#define MAX98925_STATE0 0x05
#define MAX98925_STATE1 0x06
#define MAX98925_STATE2 0x07
#define MAX98925_FLAG0 0x08
#define MAX98925_FLAG1 0x09
#define MAX98925_FLAG2 0x0A
#define MAX98925_IRQ_ENABLE0 0x0B
#define MAX98925_IRQ_ENABLE1 0x0C
#define MAX98925_IRQ_ENABLE2 0x0D
#define MAX98925_IRQ_CLEAR0 0x0E
#define MAX98925_IRQ_CLEAR1 0x0F
#define MAX98925_IRQ_CLEAR2 0x10
#define MAX98925_MAP0 0x11
#define MAX98925_MAP1 0x12
#define MAX98925_MAP2 0x13
#define MAX98925_MAP3 0x14
#define MAX98925_MAP4 0x15
#define MAX98925_MAP5 0x16
#define MAX98925_MAP6 0x17
#define MAX98925_MAP7 0x18
#define MAX98925_MAP8 0x19
#define MAX98925_DAI_CLK_MODE1 0x1A
#define MAX98925_DAI_CLK_MODE2 0x1B
#define MAX98925_DAI_CLK_DIV_M_MSBS 0x1C
#define MAX98925_DAI_CLK_DIV_M_LSBS 0x1D
#define MAX98925_DAI_CLK_DIV_N_MSBS 0x1E
#define MAX98925_DAI_CLK_DIV_N_LSBS 0x1F
#define MAX98925_FORMAT 0x20
#define MAX98925_TDM_SLOT_SELECT 0x21
#define MAX98925_DOUT_CFG_VMON 0x22
#define MAX98925_DOUT_CFG_IMON 0x23
#define MAX98925_DOUT_CFG_VBAT 0x24
#define MAX98925_DOUT_CFG_VBST 0x25
#define MAX98925_DOUT_CFG_FLAG 0x26
#define MAX98925_DOUT_HIZ_CFG1 0x27
#define MAX98925_DOUT_HIZ_CFG2 0x28
#define MAX98925_DOUT_HIZ_CFG3 0x29
#define MAX98925_DOUT_HIZ_CFG4 0x2A
#define MAX98925_DOUT_DRV_STRENGTH 0x2B
#define MAX98925_FILTERS 0x2C
#define MAX98925_GAIN 0x2D
#define MAX98925_GAIN_RAMPING 0x2E
#define MAX98925_SPK_AMP 0x2F
#define MAX98925_THRESHOLD 0x30
#define MAX98925_ALC_ATTACK 0x31
#define MAX98925_ALC_ATTEN_RLS 0x32
#define MAX98925_ALC_HOLD_RLS 0x33
#define MAX98925_ALC_CONFIGURATION 0x34
#define MAX98925_BOOST_CONVERTER 0x35
#define MAX98925_BLOCK_ENABLE 0x36
#define MAX98925_CONFIGURATION 0x37
#define MAX98925_GLOBAL_ENABLE 0x38
#define MAX98925_BOOST_LIMITER 0x3A
#define MAX98925_REV_VERSION 0xFF
#define MAX98925_REG_CNT (MAX98925_R03A_BOOST_LIMITER+1)
/* MAX98925 Register Bit Fields */
/* MAX98925_R002_LIVE_STATUS0 */
#define M98925_THERMWARN_STATUS_MASK (1<<3)
#define M98925_THERMWARN_STATUS_SHIFT 3
#define M98925_THERMWARN_STATUS_WIDTH 1
#define M98925_THERMSHDN_STATUS_MASK (1<<1)
#define M98925_THERMSHDN_STATUS_SHIFT 1
#define M98925_THERMSHDN_STATUS_WIDTH 1
/* MAX98925_R003_LIVE_STATUS1 */
#define M98925_SPKCURNT_STATUS_MASK (1<<5)
#define M98925_SPKCURNT_STATUS_SHIFT 5
#define M98925_SPKCURNT_STATUS_WIDTH 1
#define M98925_WATCHFAIL_STATUS_MASK (1<<4)
#define M98925_WATCHFAIL_STATUS_SHIFT 4
#define M98925_WATCHFAIL_STATUS_WIDTH 1
#define M98925_ALCINFH_STATUS_MASK (1<<3)
#define M98925_ALCINFH_STATUS_SHIFT 3
#define M98925_ALCINFH_STATUS_WIDTH 1
#define M98925_ALCACT_STATUS_MASK (1<<2)
#define M98925_ALCACT_STATUS_SHIFT 2
#define M98925_ALCACT_STATUS_WIDTH 1
#define M98925_ALCMUT_STATUS_MASK (1<<1)
#define M98925_ALCMUT_STATUS_SHIFT 1
#define M98925_ALCMUT_STATUS_WIDTH 1
#define M98925_ACLP_STATUS_MASK (1<<0)
#define M98925_ACLP_STATUS_SHIFT 0
#define M98925_ACLP_STATUS_WIDTH 1
/* MAX98925_R004_LIVE_STATUS2 */
#define M98925_SLOTOVRN_STATUS_MASK (1<<6)
#define M98925_SLOTOVRN_STATUS_SHIFT 6
#define M98925_SLOTOVRN_STATUS_WIDTH 1
#define M98925_INVALSLOT_STATUS_MASK (1<<5)
#define M98925_INVALSLOT_STATUS_SHIFT 5
#define M98925_INVALSLOT_STATUS_WIDTH 1
#define M98925_SLOTCNFLT_STATUS_MASK (1<<4)
#define M98925_SLOTCNFLT_STATUS_SHIFT 4
#define M98925_SLOTCNFLT_STATUS_WIDTH 1
#define M98925_VBSTOVFL_STATUS_MASK (1<<3)
#define M98925_VBSTOVFL_STATUS_SHIFT 3
#define M98925_VBSTOVFL_STATUS_WIDTH 1
#define M98925_VBATOVFL_STATUS_MASK (1<<2)
#define M98925_VBATOVFL_STATUS_SHIFT 2
#define M98925_VBATOVFL_STATUS_WIDTH 1
#define M98925_IMONOVFL_STATUS_MASK (1<<1)
#define M98925_IMONOVFL_STATUS_SHIFT 1
#define M98925_IMONOVFL_STATUS_WIDTH 1
#define M98925_VMONOVFL_STATUS_MASK (1<<0)
#define M98925_VMONOVFL_STATUS_SHIFT 0
#define M98925_VMONOVFL_STATUS_WIDTH 1
/* MAX98925_R005_STATE0 */
#define M98925_THERMWARN_END_STATE_MASK (1<<3)
#define M98925_THERMWARN_END_STATE_SHIFT 3
#define M98925_THERMWARN_END_STATE_WIDTH 1
#define M98925_THERMWARN_BGN_STATE_MASK (1<<2)
#define M98925_THERMWARN_BGN_STATE_SHIFT 1
#define M98925_THERMWARN_BGN_STATE_WIDTH 1
#define M98925_THERMSHDN_END_STATE_MASK (1<<1)
#define M98925_THERMSHDN_END_STATE_SHIFT 1
#define M98925_THERMSHDN_END_STATE_WIDTH 1
#define M98925_THERMSHDN_BGN_STATE_MASK (1<<0)
#define M98925_THERMSHDN_BGN_STATE_SHIFT 0
#define M98925_THERMSHDN_BGN_STATE_WIDTH 1
/* MAX98925_R006_STATE1 */
#define M98925_SPRCURNT_STATE_MASK (1<<5)
#define M98925_SPRCURNT_STATE_SHIFT 5
#define M98925_SPRCURNT_STATE_WIDTH 1
#define M98925_WATCHFAIL_STATE_MASK (1<<4)
#define M98925_WATCHFAIL_STATE_SHIFT 4
#define M98925_WATCHFAIL_STATE_WIDTH 1
#define M98925_ALCINFH_STATE_MASK (1<<3)
#define M98925_ALCINFH_STATE_SHIFT 3
#define M98925_ALCINFH_STATE_WIDTH 1
#define M98925_ALCACT_STATE_MASK (1<<2)
#define M98925_ALCACT_STATE_SHIFT 2
#define M98925_ALCACT_STATE_WIDTH 1
#define M98925_ALCMUT_STATE_MASK (1<<1)
#define M98925_ALCMUT_STATE_SHIFT 1
#define M98925_ALCMUT_STATE_WIDTH 1
#define M98925_ALCP_STATE_MASK (1<<0)
#define M98925_ALCP_STATE_SHIFT 0
#define M98925_ALCP_STATE_WIDTH 1
/* MAX98925_R007_STATE2 */
#define M98925_SLOTOVRN_STATE_MASK (1<<6)
#define M98925_SLOTOVRN_STATE_SHIFT 6
#define M98925_SLOTOVRN_STATE_WIDTH 1
#define M98925_INVALSLOT_STATE_MASK (1<<5)
#define M98925_INVALSLOT_STATE_SHIFT 5
#define M98925_INVALSLOT_STATE_WIDTH 1
#define M98925_SLOTCNFLT_STATE_MASK (1<<4)
#define M98925_SLOTCNFLT_STATE_SHIFT 4
#define M98925_SLOTCNFLT_STATE_WIDTH 1
#define M98925_VBSTOVFL_STATE_MASK (1<<3)
#define M98925_VBSTOVFL_STATE_SHIFT 3
#define M98925_VBSTOVFL_STATE_WIDTH 1
#define M98925_VBATOVFL_STATE_MASK (1<<2)
#define M98925_VBATOVFL_STATE_SHIFT 2
#define M98925_VBATOVFL_STATE_WIDTH 1
#define M98925_IMONOVFL_STATE_MASK (1<<1)
#define M98925_IMONOVFL_STATE_SHIFT 1
#define M98925_IMONOVFL_STATE_WIDTH 1
#define M98925_VMONOVFL_STATE_MASK (1<<0)
#define M98925_VMONOVFL_STATE_SHIFT 0
#define M98925_VMONOVFL_STATE_WIDTH 1
/* MAX98925_R008_FLAG0 */
#define M98925_THERMWARN_END_FLAG_MASK (1<<3)
#define M98925_THERMWARN_END_FLAG_SHIFT 3
#define M98925_THERMWARN_END_FLAG_WIDTH 1
#define M98925_THERMWARN_BGN_FLAG_MASK (1<<2)
#define M98925_THERMWARN_BGN_FLAG_SHIFT 2
#define M98925_THERMWARN_BGN_FLAG_WIDTH 1
#define M98925_THERMSHDN_END_FLAG_MASK (1<<1)
#define M98925_THERMSHDN_END_FLAG_SHIFT 1
#define M98925_THERMSHDN_END_FLAG_WIDTH 1
#define M98925_THERMSHDN_BGN_FLAG_MASK (1<<0)
#define M98925_THERMSHDN_BGN_FLAG_SHIFT 0
#define M98925_THERMSHDN_BGN_FLAG_WIDTH 1
/* MAX98925_R009_FLAG1 */
#define M98925_SPKCURNT_FLAG_MASK (1<<5)
#define M98925_SPKCURNT_FLAG_SHIFT 5
#define M98925_SPKCURNT_FLAG_WIDTH 1
#define M98925_WATCHFAIL_FLAG_MASK (1<<4)
#define M98925_WATCHFAIL_FLAG_SHIFT 4
#define M98925_WATCHFAIL_FLAG_WIDTH 1
#define M98925_ALCINFH_FLAG_MASK (1<<3)
#define M98925_ALCINFH_FLAG_SHIFT 3
#define M98925_ALCINFH_FLAG_WIDTH 1
#define M98925_ALCACT_FLAG_MASK (1<<2)
#define M98925_ALCACT_FLAG_SHIFT 2
#define M98925_ALCACT_FLAG_WIDTH 1
#define M98925_ALCMUT_FLAG_MASK (1<<1)
#define M98925_ALCMUT_FLAG_SHIFT 1
#define M98925_ALCMUT_FLAG_WIDTH 1
#define M98925_ALCP_FLAG_MASK (1<<0)
#define M98925_ALCP_FLAG_SHIFT 0
#define M98925_ALCP_FLAG_WIDTH 1
/* MAX98925_R00A_FLAG2 */
#define M98925_SLOTOVRN_FLAG_MASK (1<<6)
#define M98925_SLOTOVRN_FLAG_SHIFT 6
#define M98925_SLOTOVRN_FLAG_WIDTH 1
#define M98925_INVALSLOT_FLAG_MASK (1<<5)
#define M98925_INVALSLOT_FLAG_SHIFT 5
#define M98925_INVALSLOT_FLAG_WIDTH 1
#define M98925_SLOTCNFLT_FLAG_MASK (1<<4)
#define M98925_SLOTCNFLT_FLAG_SHIFT 4
#define M98925_SLOTCNFLT_FLAG_WIDTH 1
#define M98925_VBSTOVFL_FLAG_MASK (1<<3)
#define M98925_VBSTOVFL_FLAG_SHIFT 3
#define M98925_VBSTOVFL_FLAG_WIDTH 1
#define M98925_VBATOVFL_FLAG_MASK (1<<2)
#define M98925_VBATOVFL_FLAG_SHIFT 2
#define M98925_VBATOVFL_FLAG_WIDTH 1
#define M98925_IMONOVFL_FLAG_MASK (1<<1)
#define M98925_IMONOVFL_FLAG_SHIFT 1
#define M98925_IMONOVFL_FLAG_WIDTH 1
#define M98925_VMONOVFL_FLAG_MASK (1<<0)
#define M98925_VMONOVFL_FLAG_SHIFT 0
#define M98925_VMONOVFL_FLAG_WIDTH 1
/* MAX98925_R00B_IRQ_ENABLE0 */
#define M98925_THERMWARN_END_EN_MASK (1<<3)
#define M98925_THERMWARN_END_EN_SHIFT 3
#define M98925_THERMWARN_END_EN_WIDTH 1
#define M98925_THERMWARN_BGN_EN_MASK (1<<2)
#define M98925_THERMWARN_BGN_EN_SHIFT 2
#define M98925_THERMWARN_BGN_EN_WIDTH 1
#define M98925_THERMSHDN_END_EN_MASK (1<<1)
#define M98925_THERMSHDN_END_EN_SHIFT 1
#define M98925_THERMSHDN_END_EN_WIDTH 1
#define M98925_THERMSHDN_BGN_EN_MASK (1<<0)
#define M98925_THERMSHDN_BGN_EN_SHIFT 0
#define M98925_THERMSHDN_BGN_EN_WIDTH 1
/* MAX98925_R00C_IRQ_ENABLE1 */
#define M98925_SPKCURNT_EN_MASK (1<<5)
#define M98925_SPKCURNT_EN_SHIFT 5
#define M98925_SPKCURNT_EN_WIDTH 1
#define M98925_WATCHFAIL_EN_MASK (1<<4)
#define M98925_WATCHFAIL_EN_SHIFT 4
#define M98925_WATCHFAIL_EN_WIDTH 1
#define M98925_ALCINFH_EN_MASK (1<<3)
#define M98925_ALCINFH_EN_SHIFT 3
#define M98925_ALCINFH_EN_WIDTH 1
#define M98925_ALCACT_EN_MASK (1<<2)
#define M98925_ALCACT_EN_SHIFT 2
#define M98925_ALCACT_EN_WIDTH 1
#define M98925_ALCMUT_EN_MASK (1<<1)
#define M98925_ALCMUT_EN_SHIFT 1
#define M98925_ALCMUT_EN_WIDTH 1
#define M98925_ALCP_EN_MASK (1<<0)
#define M98925_ALCP_EN_SHIFT 0
#define M98925_ALCP_EN_WIDTH 1
/* MAX98925_R00D_IRQ_ENABLE2 */
#define M98925_SLOTOVRN_EN_MASK (1<<6)
#define M98925_SLOTOVRN_EN_SHIFT 6
#define M98925_SLOTOVRN_EN_WIDTH 1
#define M98925_INVALSLOT_EN_MASK (1<<5)
#define M98925_INVALSLOT_EN_SHIFT 5
#define M98925_INVALSLOT_EN_WIDTH 1
#define M98925_SLOTCNFLT_EN_MASK (1<<4)
#define M98925_SLOTCNFLT_EN_SHIFT 4
#define M98925_SLOTCNFLT_EN_WIDTH 1
#define M98925_VBSTOVFL_EN_MASK (1<<3)
#define M98925_VBSTOVFL_EN_SHIFT 3
#define M98925_VBSTOVFL_EN_WIDTH 1
#define M98925_VBATOVFL_EN_MASK (1<<2)
#define M98925_VBATOVFL_EN_SHIFT 2
#define M98925_VBATOVFL_EN_WIDTH 1
#define M98925_IMONOVFL_EN_MASK (1<<1)
#define M98925_IMONOVFL_EN_SHIFT 1
#define M98925_IMONOVFL_EN_WIDTH 1
#define M98925_VMONOVFL_EN_MASK (1<<0)
#define M98925_VMONOVFL_EN_SHIFT 0
#define M98925_VMONOVFL_EN_WIDTH 1
/* MAX98925_R00E_IRQ_CLEAR0 */
#define M98925_THERMWARN_END_CLR_MASK (1<<3)
#define M98925_THERMWARN_END_CLR_SHIFT 3
#define M98925_THERMWARN_END_CLR_WIDTH 1
#define M98925_THERMWARN_BGN_CLR_MASK (1<<2)
#define M98925_THERMWARN_BGN_CLR_SHIFT 2
#define M98925_THERMWARN_BGN_CLR_WIDTH 1
#define M98925_THERMSHDN_END_CLR_MASK (1<<1)
#define M98925_THERMSHDN_END_CLR_SHIFT 1
#define M98925_THERMSHDN_END_CLR_WIDTH 1
#define M98925_THERMSHDN_BGN_CLR_MASK (1<<0)
#define M98925_THERMSHDN_BGN_CLR_SHIFT 0
#define M98925_THERMSHDN_BGN_CLR_WIDTH 1
/* MAX98925_R00F_IRQ_CLEAR1 */
#define M98925_SPKCURNT_CLR_MASK (1<<5)
#define M98925_SPKCURNT_CLR_SHIFT 5
#define M98925_SPKCURNT_CLR_WIDTH 1
#define M98925_WATCHFAIL_CLR_MASK (1<<4)
#define M98925_WATCHFAIL_CLR_SHIFT 4
#define M98925_WATCHFAIL_CLR_WIDTH 1
#define M98925_ALCINFH_CLR_MASK (1<<3)
#define M98925_ALCINFH_CLR_SHIFT 3
#define M98925_ALCINFH_CLR_WIDTH 1
#define M98925_ALCACT_CLR_MASK (1<<2)
#define M98925_ALCACT_CLR_SHIFT 2
#define M98925_ALCACT_CLR_WIDTH 1
#define M98925_ALCMUT_CLR_MASK (1<<1)
#define M98925_ALCMUT_CLR_SHIFT 1
#define M98925_ALCMUT_CLR_WIDTH 1
#define M98925_ALCP_CLR_MASK (1<<0)
#define M98925_ALCP_CLR_SHIFT 0
#define M98925_ALCP_CLR_WIDTH 1
/* MAX98925_R010_IRQ_CLEAR2 */
#define M98925_SLOTOVRN_CLR_MASK (1<<6)
#define M98925_SLOTOVRN_CLR_SHIFT 6
#define M98925_SLOTOVRN_CLR_WIDTH 1
#define M98925_INVALSLOT_CLR_MASK (1<<5)
#define M98925_INVALSLOT_CLR_SHIFT 5
#define M98925_INVALSLOT_CLR_WIDTH 1
#define M98925_SLOTCNFLT_CLR_MASK (1<<4)
#define M98925_SLOTCNFLT_CLR_SHIFT 4
#define M98925_SLOTCNFLT_CLR_WIDTH 1
#define M98925_VBSTOVFL_CLR_MASK (1<<3)
#define M98925_VBSTOVFL_CLR_SHIFT 3
#define M98925_VBSTOVFL_CLR_WIDTH 1
#define M98925_VBATOVFL_CLR_MASK (1<<2)
#define M98925_VBATOVFL_CLR_SHIFT 2
#define M98925_VBATOVFL_CLR_WIDTH 1
#define M98925_IMONOVFL_CLR_MASK (1<<1)
#define M98925_IMONOVFL_CLR_SHIFT 1
#define M98925_IMONOVFL_CLR_WIDTH 1
#define M98925_VMONOVFL_CLR_MASK (1<<0)
#define M98925_VMONOVFL_CLR_SHIFT 0
#define M98925_VMONOVFL_CLR_WIDTH 1
/* MAX98925_R011_MAP0 */
#define M98925_ER_THERMWARN_EN_MASK (1<<7)
#define M98925_ER_THERMWARN_EN_SHIFT 7
#define M98925_ER_THERMWARN_EN_WIDTH 1
#define M98925_ER_THERMWARN_MAP_MASK (0x07<<4)
#define M98925_ER_THERMWARN_MAP_SHIFT 4
#define M98925_ER_THERMWARN_MAP_WIDTH 3
/* MAX98925_R012_MAP1 */
#define M98925_ER_ALCMUT_EN_MASK (1<<7)
#define M98925_ER_ALCMUT_EN_SHIFT 7
#define M98925_ER_ALCMUT_EN_WIDTH 1
#define M98925_ER_ALCMUT_MAP_MASK (0x07<<4)
#define M98925_ER_ALCMUT_MAP_SHIFT 4
#define M98925_ER_ALCMUT_MAP_WIDTH 3
#define M98925_ER_ALCP_EN_MASK (1<<3)
#define M98925_ER_ALCP_EN_SHIFT 3
#define M98925_ER_ALCP_EN_WIDTH 1
#define M98925_ER_ALCP_MAP_MASK (0x07<<0)
#define M98925_ER_ALCP_MAP_SHIFT 0
#define M98925_ER_ALCP_MAP_WIDTH 3
/* MAX98925_R013_MAP2 */
#define M98925_ER_ALCINFH_EN_MASK (1<<7)
#define M98925_ER_ALCINFH_EN_SHIFT 7
#define M98925_ER_ALCINFH_EN_WIDTH 1
#define M98925_ER_ALCINFH_MAP_MASK (0x07<<4)
#define M98925_ER_ALCINFH_MAP_SHIFT 4
#define M98925_ER_ALCINFH_MAP_WIDTH 3
#define M98925_ER_ALCACT_EN_MASK (1<<3)
#define M98925_ER_ALCACT_EN_SHIFT 3
#define M98925_ER_ALCACT_EN_WIDTH 1
#define M98925_ER_ALCACT_MAP_MASK (0x07<<0)
#define M98925_ER_ALCACT_MAP_SHIFT 0
#define M98925_ER_ALCACT_MAP_WIDTH 3
/* MAX98925_R014_MAP3 */
#define M98925_ER_SPKCURNT_EN_MASK (1<<7)
#define M98925_ER_SPKCURNT_EN_SHIFT 7
#define M98925_ER_SPKCURNT_EN_WIDTH 1
#define M98925_ER_SPKCURNT_MAP_MASK (0x07<<4)
#define M98925_ER_SPKCURNT_MAP_SHIFT 4
#define M98925_ER_SPKCURNT_MAP_WIDTH 3
/* MAX98925_R015_MAP4 */
/* RESERVED */
/* MAX98925_R016_MAP5 */
#define M98925_ER_IMONOVFL_EN_MASK (1<<7)
#define M98925_ER_IMONOVFL_EN_SHIFT 7
#define M98925_ER_IMONOVFL_EN_WIDTH 1
#define M98925_ER_IMONOVFL_MAP_MASK (0x07<<4)
#define M98925_ER_IMONOVFL_MAP_SHIFT 4
#define M98925_ER_IMONOVFL_MAP_WIDTH 3
#define M98925_ER_VMONOVFL_EN_MASK (1<<3)
#define M98925_ER_VMONOVFL_EN_SHIFT 3
#define M98925_ER_VMONOVFL_EN_WIDTH 1
#define M98925_ER_VMONOVFL_MAP_MASK (0x07<<0)
#define M98925_ER_VMONOVFL_MAP_SHIFT 0
#define M98925_ER_VMONOVFL_MAP_WIDTH 3
/* MAX98925_R017_MAP6 */
#define M98925_ER_VBSTOVFL_EN_MASK (1<<7)
#define M98925_ER_VBSTOVFL_EN_SHIFT 7
#define M98925_ER_VBSTOVFL_EN_WIDTH 1
#define M98925_ER_VBSTOVFL_MAP_MASK (0x07<<4)
#define M98925_ER_VBSTOVFL_MAP_SHIFT 4
#define M98925_ER_VBSTOVFL_MAP_WIDTH 3
#define M98925_ER_VBATOVFL_EN_MASK (1<<3)
#define M98925_ER_VBATOVFL_EN_SHIFT 3
#define M98925_ER_VBATOVFL_EN_WIDTH 1
#define M98925_ER_VBATOVFL_MAP_MASK (0x07<<0)
#define M98925_ER_VBATOVFL_MAP_SHIFT 0
#define M98925_ER_VBATOVFL_MAP_WIDTH 3
/* MAX98925_R018_MAP7 */
#define M98925_ER_INVALSLOT_EN_MASK (1<<7)
#define M98925_ER_INVALSLOT_EN_SHIFT 7
#define M98925_ER_INVALSLOT_EN_WIDTH 1
#define M98925_ER_INVALSLOT_MAP_MASK (0x07<<4)
#define M98925_ER_INVALSLOT_MAP_SHIFT 4
#define M98925_ER_INVALSLOT_MAP_WIDTH 3
#define M98925_ER_SLOTCNFLT_EN_MASK (1<<3)
#define M98925_ER_SLOTCNFLT_EN_SHIFT 3
#define M98925_ER_SLOTCNFLT_EN_WIDTH 1
#define M98925_ER_SLOTCNFLT_MAP_MASK (0x07<<0)
#define M98925_ER_SLOTCNFLT_MAP_SHIFT 0
#define M98925_ER_SLOTCNFLT_MAP_WIDTH 3
/* MAX98925_R019_MAP8 */
#define M98925_ER_SLOTOVRN_EN_MASK (1<<3)
#define M98925_ER_SLOTOVRN_EN_SHIFT 3
#define M98925_ER_SLOTOVRN_EN_WIDTH 1
#define M98925_ER_SLOTOVRN_MAP_MASK (0x07<<0)
#define M98925_ER_SLOTOVRN_MAP_SHIFT 0
#define M98925_ER_SLOTOVRN_MAP_WIDTH 3
/* MAX98925_R01A_DAI_CLK_MODE1 */
#define M98925_DAI_CLK_SOURCE_MASK (1<<6)
#define M98925_DAI_CLK_SOURCE_SHIFT 6
#define M98925_DAI_CLK_SOURCE_WIDTH 1
#define M98925_MDLL_MULT_MASK (0x0F<<0)
#define M98925_MDLL_MULT_SHIFT 0
#define M98925_MDLL_MULT_WIDTH 4
#define M98925_MDLL_MULT_MCLKx8 6
#define M98925_MDLL_MULT_MCLKx16 8
/* MAX98925_R01B_DAI_CLK_MODE2 */
#define M98925_DAI_SR_MASK (0x0F<<4)
#define M98925_DAI_SR_SHIFT 4
#define M98925_DAI_SR_WIDTH 4
#define M98925_DAI_MAS_MASK (1<<3)
#define M98925_DAI_MAS_SHIFT 3
|