summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/subdev/fb/ramnve0.c
AgeCommit message (Expand)Author
2014-03-26drm/nouveau/bios: have strap reads show on devinit spam debug levelBen Skeggs
2014-03-26drm/gm107/fb: initial implementationBen Skeggs
2014-01-23drm/nve0/fb: turn off some bits in 10f584 at initBen Skeggs
2014-01-23drm/nve0/fb/gddr5: merge a fix from ddr3 for one of the timing settingsBen Skeggs
2014-01-23drm/nve0/fb/gddr5: yet another random 10f200 bitBen Skeggs
2014-01-23drm/nve0/fb/gddr5: more 10f200 stuffBen Skeggs
2014-01-23drm/nve0/fb/gddr5: 10f698/69cBen Skeggs
2014-01-23drm/nve0/fb: it's now safe to obey the memory voltage setting properlyBen Skeggs
2014-01-23drm/nve0/fb: multi-stage reclock is required for certain transitionsBen Skeggs
2014-01-23drm/nve0/fb/gddr5: parse bios data into struct rather than using directlyBen Skeggs
2014-01-23drm/nve0/fb/gddr5: found LP3 settingBen Skeggs
2014-01-23drm/nve0/fb: note the memory voltage toggle, not using it yetBen Skeggs
2014-01-23drm/nve0/fb/gddr5: somewhat better attempt at 100770/10f604/610/614Ben Skeggs
2014-01-23drm/nve0/fb/gddr5: fixup delays a bitBen Skeggs
2014-01-23drm/nouveau/bios: timing 2.0 entries can have subentriesBen Skeggs
2014-01-23drm/nve0/fb/gddr5: note another semi-unknownBen Skeggs
2014-01-23drm/nve0/fb/gddr5: fix calculation of RDQS settingBen Skeggs
2014-01-23drm/nve0/fb/gddr5: switch off some other random bit at some pointBen Skeggs
2014-01-23drm/nve0/fb/gddr5: punt all 10f910/914 accesses through ram_trainBen Skeggs
2014-01-23drm/nve0/fb/gddr5: not all memory partitions are created equalBen Skeggs
2014-01-23drm/nve0/fb: typo in register nameBen Skeggs
2014-01-23drm/nouveau/bios: make common code to handle ramcfg strap etcBen Skeggs
2014-01-23drm/nve0/fb/gddr5: fix an assumption of sane memory controller layoutBen Skeggs
2014-01-23drm/nve0/fb/gddr5: fix behaviour of lp3 settingBen Skeggs
2013-11-08drm/nouveau/fb: implement various bits of work towards memory reclockingBen Skeggs