summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h
AgeCommit message (Expand)Author
2020-10-23drm/amdgpu: add GC 10.3 NOALLOC registersAlex Deucher
2020-09-17drm/amdgpu: add the GC 10.3 VRS registersAlex Deucher
2020-07-27drm/amd/amdgpu: Add RLC_CGTT_MGCG_OVERRIDE to gfx 10.3 headersTom St Denis
2020-07-01drm/amd/amdgpu: Fix offset for SQ_DEBUG_STS_GLOBAL on gfx10 (v2)Tom St Denis
2020-07-01drm/amd/amdgpu: Fix SQ_DEBUG_STS_GLOBAL* registersTom St Denis
2020-07-01drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bitsTom St Denis
2020-07-01drm/amd/amdgpu: Add SQ debug registers to GFX9/GFX10 headers (v2)Tom St Denis
2020-06-03drm/amdgpu: add GC 10.3 header files (v2)Likun Gao
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-08 20:15:33 +0000