summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/apic
AgeCommit message (Expand)Author
2020-12-14Merge tag 'x86-apic-2020-12-14' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds
2020-12-14Merge tag 'x86_platform_for_v5.11' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds
2020-12-10x86/ioapic: Cleanup the timer_works() irqflags messThomas Gleixner
2020-12-10x86/apic/vector: Fix ordering in vector assignmentThomas Gleixner
2020-12-07x86/platform/uv: Add deprecated messages to /proc info leavesMike Travis
2020-12-07x86/platform/uv: Add kernel interfaces for obtaining system infoMike Travis
2020-12-03x86/platform/uv: Fix UV4 hub revision adjustmentMike Travis
2020-11-13x86/platform/uv: Fix copied UV5 output archtypeMike Travis
2020-11-10x86/ioapic: Correct the PCI/ISA trigger type selectionThomas Gleixner
2020-11-07x86/platform/uv: Recognize UV5 hubless system identifierMike Travis
2020-11-07x86/platform/uv: Remove spaces from OEM IDsMike Travis
2020-11-07x86/platform/uv: Fix missing OEM_TABLE_IDMike Travis
2020-11-04x86/ioapic: Use I/O-APIC ID for finding irqdomain, not indexDavid Woodhouse
2020-10-28x86/apic: Support 15 bits of APIC ID in MSI where availableDavid Woodhouse
2020-10-28x86/ioapic: Handle Extended Destination ID field in RTEDavid Woodhouse
2020-10-28x86/ioapic: Use irq_find_matching_fwspec() to find remapping irqdomainDavid Woodhouse
2020-10-28x86/apic: Add select() method on vector irqdomainDavid Woodhouse
2020-10-28x86/ioapic: Generate RTE directly from parent irqchip's MSI messageDavid Woodhouse
2020-10-28x86/ioapic: Cleanup IO/APIC route entry structsThomas Gleixner
2020-10-28x86/io_apic: Cleanup trigger/polarity helpersThomas Gleixner
2020-10-28x86/msi: Provide msi message shadow structsThomas Gleixner
2020-10-28x86/hpet: Move MSI support into hpet.cDavid Woodhouse
2020-10-28x86/apic: Always provide irq_compose_msi_msg() method for vector domainDavid Woodhouse
2020-10-28x86/apic: Cleanup destination modeThomas Gleixner
2020-10-28x86/apic: Get rid of apic:: Dest_logicalThomas Gleixner
2020-10-28x86/apic: Replace pointless apic:: Dest_logical usageThomas Gleixner
2020-10-28x86/apic: Cleanup delivery mode definesThomas Gleixner
2020-10-28x86/apic/uv: Fix inconsistent destination modeThomas Gleixner
2020-10-28x86/msi: Only use high bits of MSI address for DMAR unitDavid Woodhouse
2020-10-28x86/apic: Fix x2apic enablement without interrupt remappingDavid Woodhouse
2020-10-12Merge tag 'x86-irq-2020-10-12' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds
2020-10-07x86/platform/uv: Update Copyrights to conform to HPE standardsMike Travis
2020-10-07x86/platform/uv: Update UV5 TSC checkingMike Travis
2020-10-07x86/platform/uv: Update node present countingMike Travis
2020-10-07x86/platform/uv: Update UV5 MMR references in UV GRUMike Travis
2020-10-07x86/platform/uv: Adjust GAM MMR references affected by UV5 updatesMike Travis
2020-10-07x86/platform/uv: Update MMIOH references based on new UV5 MMRsMike Travis
2020-10-07x86/platform/uv: Add and decode Arch Type in UVsystabMike Travis
2020-10-07x86/platform/uv: Add UV5 direct referencesMike Travis
2020-10-07x86/platform/uv: Update UV MMRs for UV5Mike Travis
2020-10-07x86/platform/uv: Remove SCIR MMR references for UV systemsMike Travis
2020-09-27x86/apic/msi: Unbreak DMAR and HPET MSIThomas Gleixner
2020-09-23x86/ioapic: Unbreak check_timer()Thomas Gleixner
2020-09-16x86/irq: Cleanup the arch_*_msi_irqs() leftoversThomas Gleixner
2020-09-16x86/pci: Set default irq domain in pcibios_add_device()Thomas Gleixner
2020-09-16x86/irq: Initialize PCI/MSI domain at PCI init timeThomas Gleixner
2020-09-16x86/irq: Move apic_post_init() invocation to one placeThomas Gleixner
2020-09-16x86/msi: Use generic MSI domain opsThomas Gleixner
2020-09-16x86/msi: Consolidate MSI allocationThomas Gleixner
2020-09-16PCI/MSI: Rework pci_msi_domain_calc_hwirq()Thomas Gleixner
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-02 07:47:41 +0000