index
:
linux
frominto-error
master
Contrib clone of linux
matthias
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
kernel
/
head.S
Age
Commit message (
Expand
)
Author
2019-11-17
riscv: add nommu support
Christoph Hellwig
2019-11-17
riscv: clear the instruction cache and all registers when booting
Christoph Hellwig
2019-11-17
riscv: read the hart ID from mhartid on boot
Damien Le Moal
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
2019-09-20
arch/riscv: disable excess harts before picking main boot hart
Xiang Wang
2019-09-16
Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
2019-09-13
riscv: modify the Image header to improve compatibility with the ARM64 header
Paul Walmsley
2019-08-30
riscv: Using CSR numbers to access CSRs
Bin Meng
2019-07-11
RISC-V: Add an Image header that boot loader can parse.
Atish Patra
2019-07-09
RISC-V: Setup initial page tables in two stages
Anup Patel
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286
Thomas Gleixner
2019-05-16
RISC-V: Avoid using invalid intermediate translations
Palmer Dabbelt
2019-05-16
RISC-V: Access CSRs using CSR numbers
Anup Patel
2019-04-25
riscv: cleanup the parse_dtb calling conventions
Christoph Hellwig
2019-04-25
riscv: simplify the stack pointer setup in head.S
Christoph Hellwig
2019-04-25
riscv: clear all pending interrupts when booting
Christoph Hellwig
2018-11-20
RISC-V: Build flat and compressed kernel images
Anup Patel
2018-10-22
RISC-V: Use Linux logical CPU number instead of hartid
Atish Patra
2018-08-13
RISC-V: Add the directive for alignment of stvec's value
Zong Li
2018-02-20
Rename sbi_save to parse_dtb to improve code readability
Michael Clark
2018-01-30
riscv: rename sptbr to satp
Christoph Hellwig
2017-11-30
RISC-V: move empty_zero_page definition to C and export it
Olof Johansson
2017-09-26
RISC-V: Init and Halt Code
Palmer Dabbelt