summaryrefslogtreecommitdiffstats
path: root/arch/arc/include/asm/cache.h
AgeCommit message (Expand)Author
2015-08-20ARCv2: Support IO Coherency and permutations involving L1 and L2 cachesAlexey Brodkin
2015-06-25ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)Vineet Gupta
2015-06-22ARCv2: MMUv4: support aliasing icache configVineet Gupta
2015-06-22ARCv2: MMUv4: cache programming model changesVineet Gupta
2014-10-13ARC: Update comments about uncached address spaceVineet Gupta
2014-06-16ARC: remove checks for CONFIG_ARC_MMU_V4Paul Bolle
2014-06-03ARC: Disable caches in early boot if so configuredVineet Gupta
2013-11-06ARC: cacheflush refactor #2: I and D caches lines to have same sizeVineet Gupta
2013-09-05ARC: fix new Section mismatches in build (post __cpuinit cleanup)Vineet Gupta
2013-06-22ARC: cache detection code bitrotVineet Gupta
2013-06-22ARC: Disintegrate arcregs.hVineet Gupta
2013-06-22ARC: Use kconfig helper IS_ENABLED() to get rid of defines.hVineet Gupta
2013-05-09ARC: [mm] Aliasing VIPT dcache support 4/4Vineet Gupta
2013-02-15ARC: Cache Flush ManagementVineet Gupta
2013-02-11ARC: Fundamental ARCH data-types/definesVineet Gupta
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-21 04:24:24 +0000