summaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/uniphier/pinctrl-uniphier-ld6b.c
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2017-07-31 15:21:07 +0900
committerLinus Walleij <linus.walleij@linaro.org>2017-08-14 15:01:00 +0200
commite3829d15460feb884805012c72ec4a17402822eb (patch)
treed5d178991f09be26699a4f5bdb875b8444f90837 /drivers/pinctrl/uniphier/pinctrl-uniphier-ld6b.c
parent9fc939c68325752580ffcf966e9da49a7ab94a90 (diff)
pinctrl: uniphier: fix pin_config_get() for input-enable
For LD11/LD20 SoCs (capable of per-pin input enable), iectrl bits are located across multiple registers. So, the register offset must be taken into account. Otherwise, wrong input-enable status is displayed. While we here, rename the macro because it is a base address. Fixes: aa543888ca8c ("pinctrl: uniphier: support per-pin input enable for new SoCs") Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'drivers/pinctrl/uniphier/pinctrl-uniphier-ld6b.c')
0 files changed, 0 insertions, 0 deletions