diff options
author | Maxime Ripard <maxime.ripard@free-electrons.com> | 2015-12-01 12:14:52 +0100 |
---|---|---|
committer | Stephen Boyd <sboyd@codeaurora.org> | 2015-12-02 23:27:47 -0800 |
commit | 59f0ec231f397001801264063db3b6dcc3eef590 (patch) | |
tree | a1c3ef94f0829eccd4b1e03429a35cef3466fb2d /drivers/clk/ti | |
parent | e80cf2e50bfabb14dd3667b2360a393dda3edc3f (diff) |
clk: sunxi: pll2: Fix clock running too fast
Contrary to what the datasheet says, the pre divider doesn't seem to be
incremented by one in the PLL2, but just uses the value from the register,
with 0 being a bypass.
This fixes the audio playing too fast.
Since we now have the same pre-divider flags, and the only difference with
the A10 is the post-divider offset, also remove the structure to just pass
the offset as an argument.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Fixes: eb662f854710 ("clk: sunxi: pll2: Add A13 support")
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'drivers/clk/ti')
0 files changed, 0 insertions, 0 deletions