summaryrefslogtreecommitdiffstats
path: root/crypto/aes/asm/aest4-sparcv9.pl
diff options
context:
space:
mode:
Diffstat (limited to 'crypto/aes/asm/aest4-sparcv9.pl')
-rw-r--r--crypto/aes/asm/aest4-sparcv9.pl2
1 files changed, 1 insertions, 1 deletions
diff --git a/crypto/aes/asm/aest4-sparcv9.pl b/crypto/aes/asm/aest4-sparcv9.pl
index 8d2b33d73e..54d0c58821 100644
--- a/crypto/aes/asm/aest4-sparcv9.pl
+++ b/crypto/aes/asm/aest4-sparcv9.pl
@@ -44,7 +44,7 @@
# instructions with those on critical path. Amazing!
#
# As with Intel AES-NI, question is if it's possible to improve
-# performance of parallelizeable modes by interleaving round
+# performance of parallelizable modes by interleaving round
# instructions. Provided round instruction latency and throughput
# optimal interleave factor is 2. But can we expect 2x performance
# improvement? Well, as round instructions can be issued one per