summaryrefslogtreecommitdiffstats
path: root/drivers/net
AgeCommit message (Expand)Author
2020-01-07net/mlx5: DR, Create multiple destination action from dr_create_fteAlex Vesker
2020-01-07net/mlx5: DR, Add support for multiple destination table actionAlex Vesker
2020-01-07net/mlx5: DR, Align dest FT action creation to APIAlex Vesker
2020-01-07net/mlx5: DR, Pass table flags at creation to lower layerErez Shitrit
2020-01-07net/mlx5: DR, Create multi-destination table for SW-steering useErez Shitrit
2020-01-07net/mlx5: DR, Create FTE entry in the FW from SW-steeringErez Shitrit
2020-01-07net/mlx5: DR, Use attributes struct for FW flow table creationAlex Vesker
2020-01-07net/mlx5: Use async EQ setup cleanup helpers for multiple EQsParav Pandit
2020-01-07net/mlx5: Reduce No CQ found log level from warn to debugParav Pandit
2020-01-07net/mlx5: Increase the max number of channels to 128Fan Li
2020-01-07net/mlx5e: Support accept action on nic tableTonghao Zhang
2020-01-07mlx5: work around high stack usage with gccArnd Bergmann
2020-01-07net/mlx5: limit the function in local scopeZhu Yanjun
2020-01-06Merge branch '1GbE' of git://git.kernel.org/pub/scm/linux/kernel/git/jkirsher...David S. Miller
2020-01-06net: dsa: mv88e6xxx: Unique ATU and VTU IRQ namesAndrew Lunn
2020-01-06net: dsa: mv88e6xxx: Unique g2 IRQ nameAndrew Lunn
2020-01-06net: dsa: mv88e6xxx: Unique watchdog IRQ nameAndrew Lunn
2020-01-06net: dsa: mv88e6xxx: Unique SERDES interrupt namesAndrew Lunn
2020-01-06net: dsa: mv88e6xxx: Unique IRQ nameAndrew Lunn
2020-01-06igc: Use Start of Packet signal from PHY for timestampingVinicius Costa Gomes
2020-01-06igc: Add support for ethtool GET_TS_INFO commandVinicius Costa Gomes
2020-01-06igc: Add support for TX timestampingVinicius Costa Gomes
2020-01-06igc: Add support for RX timestampingVinicius Costa Gomes
2020-01-06epic100: allow nesting of ethtool_ops begin() and complete()Michal Kubecek
2020-01-06via-velocity: allow nesting of ethtool_ops begin() and complete()Michal Kubecek
2020-01-06wil6210: get rid of begin() and complete() ethtool_opsMichal Kubecek
2020-01-06gtp: simplify error handling code in 'gtp_encap_enable()'Christophe JAILLET
2020-01-06mlxsw: spectrum: Disable DIP_LINK_LOCAL check in hardware pipelineAmit Cohen
2020-01-06mlxsw: spectrum: Disable SIP_DIP check in hardware pipelineAmit Cohen
2020-01-06mlxsw: spectrum: Disable MC_DMAC check in hardware pipelineAmit Cohen
2020-01-06mlxsw: spectrum: Disable SIP_CLASS_E check in hardware pipelineAmit Cohen
2020-01-06igc: Add basic skeleton for PTPVinicius Costa Gomes
2020-01-06net: hns3: modify an unsuitable reset level for hardware errorHuazhong Tan
2020-01-06net: hns3: replace an unsuitable variable type in hclge_inform_reset_assert_t...Huazhong Tan
2020-01-06net: hns3: add protection when get SFP speed as 0Guojia Liao
2020-01-06net: hns3: modify the IRQ name of misc vectorsYonglong Liu
2020-01-06net: hns3: modify an unsuitable log in hclge_map_ring_to_vector()Yonglong Liu
2020-01-06net: hns3: modify the IRQ name of TQP vectorYonglong Liu
2020-01-06net: hns3: re-organize vector handleYonglong Liu
2020-01-06net: hns3: add trace event support for HNS3 driverYunsheng Lin
2020-01-05net: dsa: felix: Add PCS operations for PHYLINKVladimir Oltean
2020-01-05net: mscc: ocelot: export ANA, DEV and QSYS registers to include/soc/msccVladimir Oltean
2020-01-05net: mscc: ocelot: make phy_mode a member of the common struct ocelot_portVladimir Oltean
2020-01-05enetc: Set MDIO_CFG_HOLD to the recommended value of 2Vladimir Oltean
2020-01-05enetc: Make MDIO accessors more generic and export to include/linux/fslClaudiu Manoil
2020-01-05net: phylink: add support for polling MAC PCSVladimir Oltean
2020-01-05net: phylink: make QSGMII a valid PHY mode for in-band ANVladimir Oltean
2020-01-05net: dsa: Make deferred_xmit private to sja1105Vladimir Oltean
2020-01-05net: dsa: sja1105: Always send through management routes in slot 0Vladimir Oltean
2020-01-05net: switch to using PHY_INTERFACE_MODE_10GBASER rather than 10GKRRussell King
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-12 12:28:10 +0000