diff options
author | Paul Burton <paul.burton@mips.com> | 2019-08-31 15:40:46 +0000 |
---|---|---|
committer | Paul Burton <paul.burton@mips.com> | 2019-09-03 14:20:54 +0100 |
commit | 775b089aeffa98d5f69045d9dc4fe3aaba1bc9e1 (patch) | |
tree | fcb3a10c600fa7bc1a0118e7f0be56d2f87d4131 /arch/mips/sgi-ip27 | |
parent | 54e8d9f07d8a4489e6ab148c3074ff10af03d3aa (diff) |
MIPS: tlbex: Remove cpu_has_local_ebase
The cpu_has_local_ebase macro is, confusingly, not used to indicate
whether the EBase register is local to a CPU or not. Instead it
indicates whether we want to generate the TLB refill exception vector
each time a CPU is brought online. Doing this makes little sense on any
system, since we always use the same value for EBase & thus we cannot
have different TLB refill exception handlers per CPU.
Regenerating the code is not only pointless but also can be actively
harmful, as commit 8759934e2b6b ("MIPS: Build uasm-generated code only
once to avoid CPU Hotplug problem") described. That commit introduced
cpu_has_local_ebase to disable the handler regeneration for Loongson
machines, but this is by no means a Loongson-specific problem.
Remove cpu_has_local_ebase & simply generate the TLB refill handler once
during boot, just like the rest of the TLB exception handlers.
Signed-off-by: Paul Burton <paul.burton@mips.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Cc: linux-mips@vger.kernel.org
Diffstat (limited to 'arch/mips/sgi-ip27')
0 files changed, 0 insertions, 0 deletions