/tests/syntax-tests/highlighted/SystemVerilog/
../
output.sv